Life Beyond 10 Gbps: Localize or Fail!


Reading time ( words)

What does it take to design predictable PCB or packaging interconnects operating at tens of Gbps? Properly identified dielectric and conductor roughness models, known manufacturer geometry adjustments, and properly validated simulation tools are necessary conditions. One of the sufficient conditions is the localization property; to be predictable, all elements of an interconnect link must be localized up to a target frequency. This article introduces and illustrates the localization concept, with the power-flow density computed using the unique Trefftz finite element solver available in Simbeor THz software.

Ideally, all interconnects should look like uniform transmission lines (or wave-guiding structures) with the specified characteristic impedance. In reality, an interconnect link is typically composed of transmission lines of different types (microstrip, strip, coplanar, coaxial, etc.) and transitions between them such as vias, connectors, breakouts and so on. Transmission lines may be coupled to each other that cause crosstalk. The transitions may reflect and radiate energy due to discontinuities in signal and reference conductors. The crosstalk, reflections and radiation cause unwanted and sometime unpredictable signal degradation. If analysis of traces or via hole transitions is possible in isolation from the rest of the board up to a target frequency, the structure is called localized. Structures with behavior that is dependent on other structures and board geometry are called not localized, and they should not be used in multi-gigabit interconnects in general.

Examples of non-localized structures are coupled traces, striplines with non-connected reference planes, traces crossing gaps in reference planes, vias with far, no or insufficient stitching vias (vias connecting reference planes of the connected traces). Analysis of non-localized structures is usually possible only at the post-layout stage with substantial model simplifications that degrade accuracy at higher frequencies. To design predictable interconnects, only localized structures must be used—this is one of the most important elements for design success. The localization is always bandwidth limited for striplines (two reference conductors) and for vias (two or more reference conductors). How do we estimate the localization property of a transition? One way is to run an electromagnetic analysis of the structure with different boundary conditions or simply change simulation area size without changing phase reference planes and evaluate the differences in the computed S-parameters. If the difference is small, the structure may be considered localized and suitable for final design.

To read this entire article, which appeared in the September 2018 issue of Design007 Magazine, click here.

Share


Suggested Items

Achieving Minimal Crosstalk in Multi-board Interconnect

11/20/2018 | Chang Fei Yee, Keysight Technologies
In an electronic system, the signal transmission exists in a closed-loop form. The forward current propagates from transmitter to receiver through the signal trace. On the other hand, for a single PCB, the return current travels backward from receiver to transmitter through the ground plane closest to the signal trace. Meanwhile, for multi-board interconnect (e.g., connectivity through flex or ribbon cable), the return current travels back to the transmitter through the ground or return wire, preferably as close as possible to the signal wire. The path of forward current and return current forms a loop inductance.

Artificial Intelligence: The Future of EDA?

10/10/2018 | Andy Shaughnessy, Design007 Magazine
Artificial intelligence (AI) has been making inroads into a variety of industries in the past decade or so, from automobiles to medical devices. Naturally, EDA tool companies are taking a look at AI. Does AI offer a way forward for PCB design tool developers? I recently interviewed Paul Musto, director of marketing for the Board Systems Division of Mentor. We discussed Mentor’s plans for integrating AI into EDA tools, and why we may be at the very beginning of understanding the pros and cons of this new technology.

PCB Design Challenges: A Package Designer’s Perspective

09/17/2018 | Bill Acito, Cadence Design Systems
The challenges faced by the PCB designers of today are significant. If we examine the breadth of designs, we find ever-increasing data rates and more high-speed signal routing that drive additional challenges meeting signal-quality requirements, including reflection signal loss and crosstalk issues. At the same time, designers are being asked to complete designs in shorter cycle times and in smaller form factors. They must come up with new and more complex routing strategies to better control impedance and crosstalk. Manual implementation is often time-consuming and prone to layout errors.



Copyright © 2018 I-Connect007. All rights reserved.