-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
BGA Fanout Routing Overview
September 4, 2018 | Christian Keller, AltiumEstimated reading time: 1 minute
PCB developers are deluged with new challenges caused by increasing density and smaller components. Ball grid arrays (BGAs) create particular challenges during layout, with hundreds of connections in just a few square centimeters. Fortunately, designers now have options for addressing these issues.
Fanout and Escape Routing
Because of the density and distance from the connection points, only the two outermost rows of a BGA can be connected directly to surface circuit traces. All other terminals of the BGA cannot be connected in a direct path on the surface.
Fanout and escape routing is integrated in many PCB design systems to enable further connections. In fanout and escape routing, the two outermost rows, and all other rows of a BGA, are automatically connected to the center of the terminals via a short circuit trace that is executed at a 45° angle. This provides a blind via that forms a direct connection to the next signal layer. Routing can be executed on the next signal layer.
Using via-in-pad eliminates the need for the additional trace to the center of the connections, thereby creating additional space for circuit traces. Therefore, with via-in-pad, the through contact can be placed directly at the terminal of the BGA.
During circuit board manufacturing, these through contacts will be filled with a non-conducting medium and cured. Later, the ends are metallized, planarized, and also over-contacted. This makes the surface of the via flat and can be used the contacts of the BGA. This solution can be used for both stacked and staggered microvias and/or blind vias. IPC-4761 describes how via-in-pads, for example filled and capped vias (IPC-4761 Type VII), are prepared. Despite the higher manufacturing costs, via in pads will always be preferred, because of the higher integration density of BGAs and their lower inductance at high frequencies (signal quality).
To read this entire article, which appeared in the August 2018 issue of Design007 Magazine, click here.
Suggested Items
Stan Rak: Elevating the Ideas and Insights of IPC's Thought Leaders Program
04/25/2024 | Stanton Rak, SF Rak CompanyAs a member of the IPC Thought Leaders Program (TLP), I am responsible for identifying knowledge-sharing opportunities that can generate ideas and insights that strengthen the IPC community as well as create a sustainable and lasting future for its members. I am delighted to highlight some of my recent contributions as a member of the TLP.
Alternative Manufacturing Inc. Awarded QML Requalification to IPC J-STD-001 and IPC-A-610
04/24/2024 | IPCIPC's Validation Services Program has awarded an IPC J-STD-001 and IPC-A-610 Qualified Manufacturers Listing (QML) requalification to Alternative Manufacturing Inc (AMI).
IPC Design Competition Champion Crowned at IPC APEX EXPO 2024
04/24/2024 | IPCAt IPC APEX EXPO 2024 in Anaheim, California, five competitors squared off to determine who was the best of the best at PCB design.
Big Win for Defense Production Act Budget Allocation in FY24 Budget
04/23/2024 | I-Connect007 Editorial TeamOne year ago, President Biden issued a determination that chips and packaging are critical for national security. Since that time, much work has been done to continue the conversation in Washington, elevating the importance of the entire chips value chain, and including printed circuit boards and substrates, without which chips cannot operate.
Real Time with... IPC APEX EXPO 2024: A Conversation with IPC's CEO: New Venue, Sustainability, and More
04/23/2024 | Real Time with...IPC APEX EXPOBarry Matties hosts Dr. John W. Mitchell, CEO of IPC, on the final day of IPC APEX EXPO 2024. They discuss the new venue in Anaheim and broach a range of topics, from traffic and booth experiences to workforce development, sustainability, and the CHIPS Act. And they offer advice for newcomers as IPC looks forward to an even better show experience next year.