Zuken CR-8000 2018 Boosts Process Efficiency


Reading time ( words)

The latest release of Zuken’s system-level PCB design environment, CR-8000 2018, has received numerous enhancements aimed at ensuring performance, quality and manufacturability.

Today’s most advanced PCB technologies including high-density and high-speed, multi-board designs, have unique requirements. CR-8000 2018 has delivered new solutions to address these requirements.

CR-8000 is the industry’s most advanced PCB design environment with true system-level engineering and 2D/3D multi-board implementation capabilities. The CR-8000 family of applications spans the complete PCB engineering lifecycle: from system level planning through implementation and design for manufacturability. The CR-8000 environment also includes 3D IC packaging and chip/package/board co-design.

Front-loading of design intent

The focus of CR-8000 2018 is on enabling efficient front-loading of design constraints and specifications to the design creation process, coupled with sophisticated placement and routing capabilities for physical layout. This will increase efficiency and ensure quality through streamlined collaboration across the PCB design chain.

“With current and future smart applications continuing to add complexity to the product design process, controlling adherence of PCB designs to engineering and manufacturing specifications is a critical activity in today’s advanced PCB design projects that takes away valuable time from all domain experts involved,” says Humair Mandavia, Chief Strategy Officer, Zuken Inc. “By providing more intelligent and automated features necessary to drive specification and communication of constraints and guidelines, Zuken wins back valuable time at all points in the PCB design chain, while ensuring maximum quality and reliability.”

Front-loading of design intent from Design Gateway to Design Force has been achieved by adding an enhanced, unified constraint browser for both applications. This enables hardware engineers to assign topology templates, modify differential signals and assign clearance classes to individual signals. Using a rule stack editor during the circuit design phase, hardware engineers can now load design rules that include differential pair routing and routing width stacks directly from the design rule library into their schematic. Here they can modify and assign selected rules for improved cross talk and differential pair control. Finally, an enhanced component browser enables component variants to be managed in the schematic and assigned in a user-friendly table.

Sophisticated placement and routing capabilities

Manual routing is supported by a new auto complete & route function that layout designers can use to complete manually routed traces in an automated way. Designers also have the option to look for paths on different layers while automatically inserting vias.

A new bus routing function allows layout designers to sketch paths for multiple nets to be routed over dense areas. An added benefit is the routing of individual signals to the correct signal length as per the hardware engineer’s front-loaded constraints, to meet timing skew and budgets. If modifications to fully placed and routed boards are required, an automatic re-route function allows connected component pins to remain connected with a simple reroute operation during the move process. In all operations, clearance and signal length specifications are automatically controlled and adjusted by powerful algorithms.

Design for manufacturing

To address manufacturing requirements for high-speed design, the automatic stitching of vias in poured conductive areas can be specified in comprehensive detail, i.e., inside area online, perimeter outline or both inside and perimeter. Design-for-manufacturing (DFM) has been enhanced to include checks for non-conductor items, such as silkscreen and assembly drawing placed reference designators. A design rule check will make sure component reference designators are listed in the same order as the parts for visual inspection accuracy.

As many product engineers do not work with EDA tools, intelligent PDF documentation is required, especially in 3D. Design Force now supports creation of PRC files commonly used for 3D printing. The PRC files can be opened in PDF authoring applications such as Adobe Acrobat , where they are realized as a 3D PDF file complete with 3D models and bookmarks to browse the design.

About Zuken

Zuken is a global provider of leading-edge software and consulting services for electrical and electronic design and manufacturing. Founded in 1976, Zuken has the longest track record of technological innovation and financial stability in the electronic design automation (EDA) software industry. The company’s extensive experience, technological expertise and agility, combine to create world-class software solutions. Zuken’s transparent working practices and integrity in all aspects of business produce long-lasting and successful customer partnerships that make Zuken a reliable long-term business partner.

Zuken is focused on being a long-term innovation and growth partner. The security of choosing Zuken is further reinforced by the company’s people—the foundation of Zuken’s success. Coming from a wide range of industry sectors, specializing in many different disciplines and advanced technologies, Zuken’s people relate to and understand each company’s unique requirements.

For more information about the company and its products, visit www.zuken.com, blog.zuken.com, or www.linkedin.com/company/zuken

 

Share


Suggested Items

3D Convergence of Multiboard PCB and IC Packaging Design

07/18/2018 | Bob Potock, Zuken
A new generation of 3D multiboard product-level design tools offer major improvements by managing multiboard placement in both 2D and 3D, and enabling co-design of the chip, package and board in a single environment. Multiboard design makes it possible to create and validate a design with any combination of system-on-chips (SOCs), packages, and PCBs as a complete system. Chip-package-board co-design enables designers to optimize routability via pin assignment and I/O placement to minimize layer counts between the package, chip and board. The new design methodology makes it possible to deliver more functional, higher performing and less expensive products to market in less time.

Dave Wiens Discusses Multi-board Design Techniques

07/09/2018 | Andy Shaughnessy, I-Connect007
For our multi-board design issue, I interviewed Dave Wiens, product marketing manager for Mentor, a Siemens business. We discussed how the multi-board design technique differs from laying out single boards, along with the planning, simulation and analysis processes required to design multi-board systems.

Paving the Way for 400Gb Ethernet and 5G

06/26/2018 | Chang Fei Yee, Keysight Technologies
This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.



Copyright © 2018 I-Connect007. All rights reserved.