Paving the Way for 400Gb Ethernet and 5G


Reading time ( words)

This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.

I.  Introduction

400GbE is a new wired communication standard to accommodate the booming data traffic volume with the implementation of 5G mobile communications. In the implementation of 400GbE communication, electrical interface with 4-level pulse amplitude modulation (PAM-4) signaling over 8 lanes is adopted. The communication of eight lanes at 56Gbps (i.e., 28GBaud) per lane enables the total bandwidth of 400Gbps over the Ethernet. The electrical specifications of 400GbE with PAM-4 signaling are defined in IEEE 802.3bs.

PAM-4 has 4 digital amplitude levels, as shown in Figure 1. It has an advantage over non-return-to-zero (NRZ) signals because each level or symbol in PAM-4 contains two information bits providing twice as much data throughput for the same baud rate. For instance, 28GBaud is equivalent to 56Gbps in PAM-4 and 28Gbps in NRZ respectively.

II.  Essential pre-layout effort from signal integrity perspective

According to guidelines, a PAM-4 channel with trace length up to 8 inches on a PCB shall have insertion loss less than 10dB at 14GHz (i.e., Nyquist frequency of 28GBaud) and 20dB at 28GHz (i.e., 2nd harmonic of 28GBaud) respectively to achieve seamless data communication between the transceivers.

To read this entire article, which appeared in the May 2018 issue of Design007 Magazine, click here.

Share


Suggested Items

PCB Design Challenges: A Package Designer’s Perspective

09/17/2018 | Bill Acito, Cadence Design Systems
The challenges faced by the PCB designers of today are significant. If we examine the breadth of designs, we find ever-increasing data rates and more high-speed signal routing that drive additional challenges meeting signal-quality requirements, including reflection signal loss and crosstalk issues. At the same time, designers are being asked to complete designs in shorter cycle times and in smaller form factors. They must come up with new and more complex routing strategies to better control impedance and crosstalk. Manual implementation is often time-consuming and prone to layout errors.

Managing the Challenges of Flex and Rigid-Flex Design

09/12/2018 | Dave Wiens, Mentor, a Siemens Business
PCB designers working with flex or rigid-flex technology face many potential risks that can derail a project and cause costly design failures. As the name implies, flex and rigid-flex designs comprise a combination of rigid and flexible board technologies made up of multiple layers of flexible circuit substrates, attached internally and/or externally to one or more rigid boards. These combinations provide flexibility for the PCB designer working on dense designs that require a specific form factor. Rigid-flex allows the PCB design team to cost-efficiently apply greater functionality to a smaller volume of space, while providing the mechanical stability required by most applications.

Mentor Preparing for Next-Gen PCB Designers

08/20/2018 | Andy Shaughnessy, Design007 Magazine
Millennials are the future of our industry. What does this mean for the PCB design community? How do we attract more of these smart young people to the world of PCB design? I asked Paul Musto, director of marketing for Mentor’s Board Systems Division, to explain the company’s initiatives aimed at drawing more young people into PCB design



Copyright © 2018 I-Connect007. All rights reserved.