Paving the Way for 400Gb Ethernet and 5G


Reading time ( words)

This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.

I.  Introduction

400GbE is a new wired communication standard to accommodate the booming data traffic volume with the implementation of 5G mobile communications. In the implementation of 400GbE communication, electrical interface with 4-level pulse amplitude modulation (PAM-4) signaling over 8 lanes is adopted. The communication of eight lanes at 56Gbps (i.e., 28GBaud) per lane enables the total bandwidth of 400Gbps over the Ethernet. The electrical specifications of 400GbE with PAM-4 signaling are defined in IEEE 802.3bs.

PAM-4 has 4 digital amplitude levels, as shown in Figure 1. It has an advantage over non-return-to-zero (NRZ) signals because each level or symbol in PAM-4 contains two information bits providing twice as much data throughput for the same baud rate. For instance, 28GBaud is equivalent to 56Gbps in PAM-4 and 28Gbps in NRZ respectively.

II.  Essential pre-layout effort from signal integrity perspective

According to guidelines, a PAM-4 channel with trace length up to 8 inches on a PCB shall have insertion loss less than 10dB at 14GHz (i.e., Nyquist frequency of 28GBaud) and 20dB at 28GHz (i.e., 2nd harmonic of 28GBaud) respectively to achieve seamless data communication between the transceivers.

To read this entire article, which appeared in the May 2018 issue of Design007 Magazine, click here.

Share


Suggested Items

Book Review: The Printed Circuit Board Designer’s Guide to… Producing the Perfect Data Package

11/05/2018 | Dan Beaulieu, D.B. Management Group
Over the course of his career, Mark Thompson, CID+, engineering support at Prototron Circuits, has evaluated thousands of data packages and delivered numerous talks to designers and engineers about how to create the perfect package. In the spirit of “garbage in, garbage out,” data packages must be perfect to create quality boards. Learn all this and more in The Printed Circuit Designer’s Guide to… Producing the Perfect Data Package!

Artificial Intelligence: The Future of EDA?

10/10/2018 | Andy Shaughnessy, Design007 Magazine
Artificial intelligence (AI) has been making inroads into a variety of industries in the past decade or so, from automobiles to medical devices. Naturally, EDA tool companies are taking a look at AI. Does AI offer a way forward for PCB design tool developers? I recently interviewed Paul Musto, director of marketing for the Board Systems Division of Mentor. We discussed Mentor’s plans for integrating AI into EDA tools, and why we may be at the very beginning of understanding the pros and cons of this new technology.

Front-End Expert Mark Thompson of Prototron Circuits Publishes Book on Producing the Perfect Data Package

10/03/2018 | Dan Beaulieu
Errors and inaccuracies slow the process down because the CAM department has to correct their data package or ask customers to clarify their intent. In the quick-turn prototype business where people pay for time, a slowdown on a three-day turn can be a disaster. I recently sat down with Thompson to find out more about his new book and discuss the quest for the perfect data package.



Copyright © 2018 I-Connect007. All rights reserved.