Paving the Way for 400Gb Ethernet and 5G


Reading time ( words)

This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.

I.  Introduction

400GbE is a new wired communication standard to accommodate the booming data traffic volume with the implementation of 5G mobile communications. In the implementation of 400GbE communication, electrical interface with 4-level pulse amplitude modulation (PAM-4) signaling over 8 lanes is adopted. The communication of eight lanes at 56Gbps (i.e., 28GBaud) per lane enables the total bandwidth of 400Gbps over the Ethernet. The electrical specifications of 400GbE with PAM-4 signaling are defined in IEEE 802.3bs.

PAM-4 has 4 digital amplitude levels, as shown in Figure 1. It has an advantage over non-return-to-zero (NRZ) signals because each level or symbol in PAM-4 contains two information bits providing twice as much data throughput for the same baud rate. For instance, 28GBaud is equivalent to 56Gbps in PAM-4 and 28Gbps in NRZ respectively.

II.  Essential pre-layout effort from signal integrity perspective

According to guidelines, a PAM-4 channel with trace length up to 8 inches on a PCB shall have insertion loss less than 10dB at 14GHz (i.e., Nyquist frequency of 28GBaud) and 20dB at 28GHz (i.e., 2nd harmonic of 28GBaud) respectively to achieve seamless data communication between the transceivers.

To read this entire article, which appeared in the May 2018 issue of Design007 Magazine, click here.

Share


Suggested Items

Show & Tell: IPC APEX EXPO 2018 is on the Books!

05/14/2018 | Happy Holden
I-Connect007's Happy Holden reviewed the recently concluded IPC APEX EXPO 2018. Among the highlights: Less than 10% of all new orders arrive at the PCB fabricator’s facility with complete, accurate design data. Most have missing or incorrect data.

Jan Pedersen: CircuitData Enhances Current Data Formats

04/11/2018 | I-Connect007 Editorial Team
During the Design Forum at IPC APEX EXPO 2018, Jan Pedersen, senior technical advisor for the PCB broker Elmatica, gave a presentation on CircuitData. The language is designed to help facilitate other design data transfer formats such as Gerber, ODB++, and IPC-2581. Jan spoke with Managing Editor Andy Shaughnessy and Contributing Technical Editor Happy Holden about how this open language works with the existing data formats, as well as the need to eliminate paper documents from design process, and how the industry can help shape this open-source language.

Thermal Management Update with Doug Brooks

01/22/2018 | Andy Shaughnessy, PCBDesign007
I had the opportunity to talk with our contributor Doug Brooks recently. He has been doing some research on temperature effects on PCB traces over the last few years, and I wanted to check the status of his latest thermal efforts. He discussed his work with Dr. Johannes Adam, why temperature charts based on a trace in isolation are inaccurate, and how the industry remained so wrong about PCB temperatures for so long.



Copyright © 2018 I-Connect007. All rights reserved.