Three Perspectives for HDI Design and Manufacturing Success


Reading time ( words)

Mike Creeden has been in the PCB design industry for more than 40 years now. In June 2003, he founded San Diego PCB Inc., a design bureau serving a variety of industries, including industrial, automotive electronics, medical diagnostics, internet of things (IoT), defense, aerospace, and communications markets.

The company was acquired by EMS firm Milwaukee Electronics in December of last year. Currently, Creeden is the vice president of layout services for San Diego PCB, which has about 18 designers and supports four CAD platforms. He is also a master instructor at EPTAC, where he works on CID+ certification across the country.

San Diego PCB had the opportunity to be involved on designs requiring HDI. So, for this month’s issue of our magazines, we interviewed Creeden to get his insights on the challenges when it comes to HDI, and how designers and manufacturers can address those issues.

“HDI, along with almost any perspective from PCB design and layout, in my opinion, should consider three perspectives for success: there is a layout solvability, whereby oftentimes there’s a complex packaging challenge involving dense BGAs or fine-pitched BGAs; the electrical integrity—including all those signal integrity and polar integrity considerations; and manufacturability,” explains Creeden. “A designer must approach HDI and any portion of PCB design layout with all three of those perspectives in mind. The solvability is a skillset that a designer would have to essentially understand what it takes to truly satisfy the connectivity of the board. HDI exists in many different forms. For example, via in pad. It would require half the geometry to pin-escape a board if you can put the via right in the pad. Therefore, you must consider the manufacturability of that because now, you have potentially a via filling and a planarization and a plating aspect.

“From an electrical integrity standpoint, when doing via in pad, you essentially are reducing some of the parasitics, by having an extra piece of metal there to perhaps impede or affect the circuitry. Via in pad is a form of HDI. We’re seeing them routinely now in the 1,500 to 2,000 range; there are some BGAs that are way beyond that, but the norm is still somewhere between that neighborhood. With the dense pin-count of the BGA, it becomes difficult to route that out. It really becomes a geometric solve whereby you are going to utilize—even if the pin pitch is normal—an HDI to basically pin-escape in the dense board without adding extra layers.”

To read this entire interview, which appeared in the November 2017 issue of The PCB Design Magazine, click here.

Share


Suggested Items

3D Convergence of Multiboard PCB and IC Packaging Design

07/18/2018 | Bob Potock, Zuken
A new generation of 3D multiboard product-level design tools offer major improvements by managing multiboard placement in both 2D and 3D, and enabling co-design of the chip, package and board in a single environment. Multiboard design makes it possible to create and validate a design with any combination of system-on-chips (SOCs), packages, and PCBs as a complete system. Chip-package-board co-design enables designers to optimize routability via pin assignment and I/O placement to minimize layer counts between the package, chip and board. The new design methodology makes it possible to deliver more functional, higher performing and less expensive products to market in less time.

Dave Wiens Discusses Multi-board Design Techniques

07/09/2018 | Andy Shaughnessy, I-Connect007
For our multi-board design issue, I interviewed Dave Wiens, product marketing manager for Mentor, a Siemens business. We discussed how the multi-board design technique differs from laying out single boards, along with the planning, simulation and analysis processes required to design multi-board systems.

Paving the Way for 400Gb Ethernet and 5G

06/26/2018 | Chang Fei Yee, Keysight Technologies
This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.



Copyright © 2018 I-Connect007. All rights reserved.